HCLTech interview question

Based on System Verilog and UVM