Cadence Design Systems interview question

How NAND gate can be implemented through CMOS?