AMD interview question

How would you design a NAND gate using OR gates?