AMD interview question

System verilog constraint and assertion