Synopsis interview question

To design a FIFO in Verilog.