MaxLinear interview question

UVM Verilog Verification thinking Logic gates