Xilinx interview question

Q: Explained 2-stage pipelined adder