Xilinx interview question

Which cache coherency?