Cirrus Logic interview question

write FIR design in verilog