Broadcom interview question

What is the difference between := and :/ in SystemVerilog?