Capgemini interview question

Verilog code to implement a half adder