Where can I find Intel Corporation interview experiences by job title?

Software Engineer (2376) ; Process Engineer (1099) ; Intern (736) ; Manufacturing Technician (727) ; Engineer (608) ; Soc Design Engineer (601) ; Senior Software Engineer (597) ; Product Development Engineer (453) ; Component Design Engineer (371) ; Design Engineer (328) ; Internship (323) ; Engineering Manager (288) ; Graduate Technical Intern (284) ; Hardware Engineer (274) ; Validation Engineer (271)

Skip to content Skip to footer

Notifications

Intel Corporation

Intel Corporation Component Debug Engineer interview questions

based on 5 ratings - Updated 6 Mar 2018

Average interview difficulty

Mostly positive interview experience

How others got an interview

40%
Applied online
Applied online
20%
Other
Other
20%
Employee referral
Employee referral
20%
Campus recruiting
Campus recruiting

Interview search

5 interviews

Component Debug Engineer Interview

6 Mar 2018

Anonymous interview candidate

No offer

Positive experience

Easy interview

Application

I applied through other source. The process took 4 days. I interviewed at Intel Corporation (Atlanta, GA) in Feb 2018

Interview

This was for a 6 month Co-op. I had one phone call interview. No further rounds in the selection criteria. They gave a week before the call. The interview was a mixture of technical and non-tech question. It lasted for 30 mins.

Interview questions [1]

Question 1

Mosfet modes, NOr gate logic, interconnect delay, RC delay, logic design using de-morgans, diff between nand and nor gates, diff between latches and FFs.

Answer question

Component Debug Engineer Interview

26 Jul 2016

Anonymous interview candidate

No offer

Neutral experience

Average interview

Application

I applied online. The process took 1 week. I interviewed at Intel Corporation (Austin, TX) in Mar 2016

Interview

Had a phone screening/interview, 30 minutes, assuming there were supposed to be 10 questions answered. Only got half way before time was up. Was expecting hard questions about analog and digital design but got asked about simple digital logic

Interview questions [3]

Question 1

Output of a NAND Gate

Answer question

Question 2

Using DeMorgans Theorem convert one design to another.

Answer question

Question 3

How do you design .... using NANDs only

Answer question

Component Debug Engineer Interview

14 Jul 2016

Anonymous interview candidate

No offer

Negative experience

Average interview

Application

I applied online. The process took 4 weeks. I interviewed at Intel Corporation (Austin, TX) in Mar 2016

Interview

I got a call and after a week time, I was called for onsite interview. It was a day long interview. It went well, but I got a reject. They did not respond to any

Interview questions [1]

Question 1

Mostly the basics of VLSI, Logic design, Circuit Design

1 Answer

Top companies for "Compensation and Benefits" near you

Apple

4.2★Compensation and benefits

Honeywell

4.0★Compensation and benefits

Arm

4.4★Compensation and benefits

Qualcomm

4.0★Compensation and benefits

Jobs at Intel Corporation

Senior Infrastructure and DevOps Engineer

Hillsboro, OR

US$161K - US$227K /yr

(Employer provided)

View job

Senior Compiler Engineer

Santa Clara, CA

US$150K - US$285K /yr

(Employer provided)

View job

Senior Customer Technical Enablement and Debug Engineer

Santa Clara, CA

US$142K - US$269K /yr

(Employer provided)

View job

Senior EDA Tools Software Engineer

Santa Clara, CA

US$174K - US$330K /yr

(Employer provided)

View job

Systems and Solutions Engineer

Hillsboro, OR

US$122K - US$173K /yr

(Employer provided)

View job

Intel Corporation interviews FAQs

Intel Corporation interviews Intel Corporation Component Debug Engineer interviews

Component Debug Engineer Interview

6 Mar 2018

Anonymous interview candidate

No offer

Positive experience

Easy interview

Application

I applied through other source. The process took 4 days. I interviewed at Intel Corporation (Atlanta, GA) in Feb 2018

Interview

Interview questions [1]

Question 1

Mosfet modes, NOr gate logic, interconnect delay, RC delay, logic design using de-morgans, diff between nand and nor gates, diff between latches and FFs.

Answer question

Component Debug Engineer Interview

26 Jul 2016

Anonymous interview candidate

No offer

Neutral experience

Average interview

Application

I applied online. The process took 1 week. I interviewed at Intel Corporation (Austin, TX) in Mar 2016

Interview

Interview questions [3]

Question 1

Output of a NAND Gate

Answer question

Question 2

Using DeMorgans Theorem convert one design to another.

Answer question

Question 3

How do you design .... using NANDs only

Answer question

Component Debug Engineer Interview

14 Jul 2016

Anonymous interview candidate

No offer

Negative experience

Average interview

Application

I applied online. The process took 4 weeks. I interviewed at Intel Corporation (Austin, TX) in Mar 2016

Interview

I got a call and after a week time, I was called for onsite interview. It was a day long interview. It went well, but I got a reject. They did not respond to any

Interview questions [1]

Question 1

Mostly the basics of VLSI, Logic design, Circuit Design

1 Answer

Intel Corporation

Intel Corporation Component Debug Engineer interview questions

Average interview difficulty

Mostly positive interview experience

How others got an interview

Interview search

Component Debug Engineer Interview

Component Debug Engineer Interview

Component Debug Engineer Interview

Top companies for "Compensation and Benefits" near you

Jobs at Intel Corporation

Intel Corporation interviews FAQs

Want the inside scoop on your own company?

Bowls

Followed companies

Job searches

Component Debug Engineer Interview

Component Debug Engineer Interview

Component Debug Engineer Interview

Top companies for "Compensation and Benefits" near you

Jobs at Intel Corporation