Microsoft FPGA Engineer interview questions

give a network package buffering design problem, just write verilog code. I hardly said anything about my background. questions are posted directly . not much feedback from interviewer during the interview process. I messed up with the definition of the question so its a diaster